SMC-01-1674

February 9, 2004

Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/706,380 11/12/03

Cliff Hou et al.

A METHODOLOGY TO OPTIMIZE HIER-ARCHICAL CLOCK SKEW BY CLOCK DELAY COMPENSATION

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on February , 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Stepla Balken 2/12/04

"Clock Generation and Distribution for the First IA-64 Microprocessor," Tam et al., IEEE Journal of Solid-State Circuits, pp. 1545-1552, Nov. 2000, Vol. 35, No. 11, ISSN: 0018-9200, describes clock distribution with an active distributed deskewing technique.

"Performance Optimization of VLSI Interconnect Layout," Cong et al., The Journal of VLSI Integration, Vol. 21, Nos. 1&2, Nov. 1996, pp. 1-99, presents a comprehensive survey of existing techniques for interconnect optimization during the VLSI physical design process.

"An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion," Chen et al., Proceeding - European Design and Test Conf., pp. 1-22, 1996, presents multi-stage zero skew clock tree construction for minimizing clock phase delay and wirelength.

"Physical Design CAD in Deep Sub-micron Era," Mitsuhashi et al., Proceedings of the European Design Automation Conf. with EURO-VHDL'96, Geneva, Switzerland, IEEE Computer Society Press, Los Alamitos, CA, pp. 350-355, ISBN:0-8186-7573-X, describes timing optimization and power minimization methods using the concept are discussed in detail.

"Wire Segmenting for Improved Buffer Insertion," Alper et al., Proceedings of the 34th Annual ACM/IEEE Design Automation Conf., 1997, ACM Press, New York, NY, USA, pp. 588-593 ISBN: 0-89791-920-3, presents buffer insertion, which seeks to place buffers on the wires of a signal net to minimize delay.

"Repeater Block Planning under Simultaneous Delay and Transition Time Constraints," Sarkar et al., Proceedings 2001 European Design, Automation and Test Conf., March 2001, pp. 540-544, describes a solution to the problem of repeater block planning under both delay and signal transition time constraints for a given floor plan.

- U.S. Patent 6,311,314 to McBride, "System and Method for Evaluating the Loading of a Clock Driver," describes a system and method for evaluating the loading of a clock driver.
- U.S. Patent 6,053,950 to Shinagawa, "Layout Method for a Clock Tree in a Semiconductor Device," teaches a layout method for a clock tree in a clock signal distribution circuit.
- U.S. Patent 6,020,774 to Chiu et al., "Gated Clock Tree Synthesis Method for the Logic Design," demonstrates a gated clock tree synthesis (CTS) method for the purpose of synthesizing a gate array logic circuit to allow optimal topological arrangement of the gate array on the logic circuit.

- U.S. Patent 5,864,487 to Merryman et al., "Method and Apparatus for Identifying Gated Clocks within a Circuit Design Using a Standard Optimization Tool," illustrates a method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool.
- U.S. Patent 5,686,845 to Erdal et al., "Hierarchial Clock Distribution System and Method," describes a hierarchical clock distribution system and method.
- U.S. Patent 6,473,890 to Yasui et al., "Clock Circuit and Method of Designing the Same," discloses a clock circuit utilizing a clock delay and a method of designing the same.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

---- 1 of 3

orm_PTO-1449								Dochet Humber (Opecner)			Application Number				
THE INFORMATION DISCLOSURE CITATION					MOITATIC	TSMC-01-1674			10/706,380						
							CATION	MANON	Applicant Cliff How et al.						
1 7 2004 (Uso sovoral shoots if nocossary)						ossay)		FMng Date 11/12/03 Group AT UNT							
DADEMARK									U. S. PATI	ENT DOCUMENTS					
EXMINER MILL	DC	жu	אנא	TH	ou	BEA		DATE		KULE	CLAS	2	3U5 CL. 1.5		DATE OPUATE
	6	3	1	4	3	ı	4	10/30/01	Ma Bria	le	716		6	4/2	7/99
	6	0	5	3	9	5	٥	4/25/00	Shina	zawa	714	_	2	2/13	198
· .	6	0	2	٥	7	7	4	<u> 1100</u>	Chin	etal.	32-	1_	295	7/2	3/98
·	5	8	6	4	Ÿ	8	7	1/26/99	Merry	nan et d.	364	,	491	11/14	1/96
·.	5	6	8 (0	8	4	5	4/11/97	Erdal	et al.	326	,	93	8/2	8/96
	6	4	1	3	8	9	0	10/29/02	Yasui	et al.	716	,	10	9/1	8/00
		_	-	_	_	4	4								
· · · · · · · · · · · · · · · · · · ·	_			4	_	_	_	· · · · · · · · · · · · · · · · · · ·	<u> </u>	·	_				······
<u> </u>	-	-		-	4	_	_						*		
-			\sqcup	_	_	_	_				<u> </u>				
÷.													L		
<u> </u>									FOREIGN PA	TENT DOCUMENT	<u>S</u>				
	∞	CUN	EHT	טא`	ยมเ	EN		CATE	со	VATRY	cus	5	SUBCLASS	YES	NO
<u> </u>			\perp		_	 -									
·															
						-									
									OTHER DOC	UMENTS (Induding A	טורה, דומטיט	o. Da	la. Partinant l	Pagos, El	c.)
_		<u>"C</u>	<u>10</u>	<u>ck</u>	<u>د (</u>	\subseteq	es	nerati	ion and	Distribution	for.	th	e Firs	t TA	-64
·····		W	lic	ΔCI	28	L C	عد	essor,	'Tam et	d. IEEE Jr.	Jot	5.	lid-St	ate	Cira
		P	<u>ک۔</u>	12	4	5	-1	552,	Nov. 2000	, Vol. 35, No.	11, IS	.2V	: 0018	-920	2
		111 .	~	^	`					ion of VLSI				Land	m+"(
		ė	t	لم	l					I Integration				HZ,	Nov.
. 1		,	20	1	ا ــــــــــــــــــــــــــــــــــــ	30				J	-10		,		
EXAMINER		1-6	14.			(-)	•			DATE CONMOGRED					

Doctor Humber (Opecina) RMATION DISCLOSURE CITATION Fling Date U. S. PATENT DOCUMENTS TUNG DATE HULE CLUSS SUBCLUS FOREIGN PATENT DOCUMENTS Translation COUNTRY ccss SUBCLASS YES МО (Including Author, Tibe, Date, Pertinent Pages, Etc.)

OTHER DOCUMENTS EXAMINER DATE CONCOERED

Form PTO-1449

MITAL

IN AN APPLICATION

DATE

OATE

Usia savaral showts il nocassary)

DOCUMENT HUMBER

DOCUMENT NUMBER

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

PHECE	MATION DISCL	OSURFO	ΙΤΔΤΙΟΝ	TSMC-01-16	74 1	0/706,	580			
O , mirroll	IN AN APPLI	CATION	HAHON	Fring Dust 11/12/03 Croup AT UNT						
FEB 1 7 2004	(150 soveral shouls if no	cossary)								
& &	<u>8</u> /		U. S'. PATE	NT DOCUMENTS						
MINI	DOCUMENT HUMBER	DATE	,	HULE	CLAM	Macme	TLUNG DATE * APPROPRIATE			
							.0			
										
·.										
					4					
						<u> </u>				
· · · · · · ·										
<u> </u>										
				·		ļ				
·.						<u> </u>	<u> </u>			
<u> </u>			OREIGN PA	TENT DOCUMENTS	<u> </u>	1	Translation			
	DOCUMENT NUMBER	OATE	cou	NTRY	cuss	ESALDAUS	YES NO			
				•						
	<u> </u>		OTHER DOC	JMENTS (Including Aut	nor, Truo, D	ita, Partinant	Pagos, Elc.)			
-	"Wire Sea	mentine	for Imor	oved Buffer In	section	n." Alp	er et al.			
		, ,	•	ALM/IEEE Desi			_			
	1			8-593, ±SBN:	ر		•			
	1 1	•	· ·							
				under Simulto						
	Time Cons	traints	, Sarkar	etal., Proc. 2001	Euro	. Desig	n., Auto, + T			
	Cart. Ma	rch 20	01, 00.54	0-544.						
EXAMPLER		:	, , , , , ,	DÀTE CONMOERED						
						,				

Form PTO-1449

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.